RSS
|
お問い合わせ
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
製品情報&ソリューション
サービス
カスタマーサポート
トレーニング
ダウンロード
会社概要
Products For
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff (DFM)
Products A - Z
Solution For
Advanced Node Design (DFM)
Low-Power Design
Other Technologies
サービス・ソフトウェア情報
IP
カタログ
製品情報
&
ソリューション
Home
デザイン・サービス
メソドロジ・サービス
Virtuoso
サービス・ソフトウェア
RTL Compiler
サービス・
ソフトウェア
サービス
Home
Cadence Online Support
サービス概要
Cadence Online Support
サービスのお申し込み
Cadence Online Support
のホームページ
カスタマーレスポンスセンター
利用案内
カスタマーサポート
Home
コーススケジュール
トレーニング各コースの概要
トレーニングコース開設のご案内
トレーニングコースへのお申し込み
トレーニング
Home
ダウンロード
ダウンロード
Home
CSR
について
Executive Team
Press Release
投資家情報
採用情報
Cadence Worldwide
関連会社/販売代理店
日本ケイデンス
Map
会社概要
Home
Home
>
製品情報&ソリューション
> Products A - Z
Products A - Z
* 印は英語での情報となります。
3
3D Design Viewer
A
Allegro Design Entry CIS
*
Allegro Design Entry HDL
Allegro Design Publisher
Allegro Design Workbench
Allegro FPGA System Planner
Allegro Package Designer
Allegro Package SI
Allegro PCB Design
Allegro PCB RF Option
Allegro PCB Librarian XL
Allegro PCB SI
Allegro System Architect
AMS Methodology Kit
*
Assura Physical Verification
*
C
Cadence 3D Design Viewer
Cadence Activeparts Portal
Cadence AMS Methodology Kit
*
Cadence Chip Optimizer
*
Cadence Chip Planning System
Cadence CMP Predictor
*
Cadence InCyte Chip Estimator
Cadence Litho Electrical Analyzer
*
Cadence Litho Physical Analyzer
*
Cadence Low-Power Methodology Kit
*
Cadence MaskCompose Reticle and Wafer Synthesis Suite
*
Cadence OrCAD Capture / Capture CIS
Cadence OrCAD FPGA System Planner
Cadence OrCAD PCB Designer
Cadence OrCAD PCB Designer Place and Route
Cadence OrCAD Signal Explorer
Cadence Physical Verification System
Cadence QRC Extraction
Cadence QuickView Layout and Manufacturing Data Viewer
*
Cadence RF Design Methodology Kit
*
Cadence RF SiP Methodology Kit
*
Cadence Simulation for PCB Designt
Cadence SiP Digital Architect
*
Cadence SiP Digital Layout
Cadence SiP Digital SI
Cadence SiP RF Architect
Cadence SiP RF Layout
Cadence SOC Functional Verification Kit
*
Cadence Space-Based Router
*
Cadence SpeedBridge Adapters
*
Chip Optimizer
*
Chip Planning System
CMP Predictor
*
C-to-Silicon Compiler
Cadence Palladium XP Verification Computing Platform
E
Encounter Conformal Constraint Designer
Encounter Conformal ECO Designer
Encounter Conformal Equivalence Checker
Encounter Conformal Low Power
Encounter Diagnostics
*
Encounter Digital Implementation System
Encounter Library Characterizer
*
Encounter Power System
*
Encounter RTL Compiler
Encounter Test Architect
*
Encounter Timing System
Encounter True-Time Test
*
F
First Encounter Silicon Virtual Prototyping
*
I
Incisive Design Team Simulator
*
Incisive Desktop Manager
*
Incisive Enterprise Manager
*
Incisive Enterprise Simulator
Incisive Enterprise Specman Elite Testbench
*
Incisive Formal Verifier
*
Incisive Palladium Dynamic Power Analysis
*
Incisive Palladium series
*
Incisive Plan-to-Closure Methodology
*
Incisive Verification IP
*
Incisive Xtreme series
*
InCyte Chip Estimator
L
Litho Electrical Analyzer
*
Litho Physical Analyzer
*
Low-Power Methodology Kit
*
M
MaskCompose Reticle and Wafer Synthesis Suite
*
N
NanoRoute Router
*
O
Open Verification Methodology
*
OrCAD Capture and Capture CIS
OrCAD PCB Designer
OrCAD PCB Designer Place and Route
OrCAD Signal Explorer
P
Physical Verification System
PSpice A/D and Advanced Analysis
*
Q
QRC Extraction
QuickView Layout and Manufacturing Data Viewer
*
R
RF Design Methodology Kit
*
RF SiP Methodology Kit
*
S
Simulation for PCB Design
SiP Digital Architect
*
SiP Digital Layout
SiP Digital SI
SiP RF Architect
SiP RF Layout
SoC Encounter RTL-to-GDSII System
*
SoC Functional Verification Kit
*
Space-Based Router
*
SpeedBridge Adapters
*
V
Virtuoso Accelerated Parallel Simulator
Virtuoso AMS Designer
Virtuoso Analog Design Environment
Virtuoso Chip Assembly Router
*
Virtuoso Digital Implementation
*
Virtuoso Layout Migrate
Virtuoso Layout Suite
Virtuoso Multi-Mode Simulation
Virtuoso Schematic Editor
Virtuoso Spectre Circuit Simulator
Virtuoso UltraSim Full-Chip Simulator
VoltageStorm Power Verification
*
Quick Links
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Package and SiP Design
Manufacturability Signoff (DFM)
Products A - Z
会社概要
|
プライバシーポリシー
|
サイトマップ
© Cadence Design Systems, Inc. All Rights Reserved.
Global Office Locator or Contact Cadence